of UVM and/or Verilog, System Verilog test benches and usage of simulation tools/debug environments such as Synopsys VCS... other scripting language is a plus Experience with gate-level simulation, co-sim power verification, reset verification, contention......
Job Location: Markham, ON, Canada