design verification and physical implementation for some of our ASIC. You will actively participate in RTL design in Verilog...). We will also train you to build test libraries and models by using advanced verification languages such as System Verilog, UVM and C......
Job Location: Markham, ON, Canada