of System Verilog/UVM-based protocol/traffic generators/checkers, development of test plan based on functional requirements... at the block or sub-chip levels for complex ASICs. · Fluent in System Verilog and scripting languages such as Python......
Job Location: Ottawa, ON, Canada